Abstract
Introduction
Supply voltage is scaling down because of reducing oxide thickness and increasing demand for low power portable equipment. Nowadays 1.8 V power supplies are commonly used; soon circuits operating with 1.2 V (±10%) or less will be introduced. The threshold voltage of MOS transistors, however, is not scaling down as much as the supply voltage. Therefore, this relatively high threshold calls for new techniques in the design of basic analog blocks. One key component for analog systems is the bandgap voltage generator. Conventional structures allow us to achieve a reference voltage of about 1.2 V with minimum sensitivity to temperature variation. Of course, when the supply voltage goes down below 1.2 V it is no longer possible to use the conventional structures and, also, designing the required operational amplifier becomes quite difficult. This paper discusses a bandgap architecture capable of operating with a 1 V supply, while using a conventional BiCMOS technology with a threshold voltage of about 0.7 V for both n-channel and p-channel transistors. The circuit also incorporates a network that, despite its simplicity, allows us to accurately correct the curvature error, thus limiting the voltage variation to within 0.5 mV in the temperature range from 0 ˚C to 80 ˚C.
Low-voltage bandgap
Two components build up the output voltage of a bandgap reference, one is the voltage across a directly biased diode and the other is a term proportional to the absolute temperature ( PTAT ). The negative temperature coefficient of the former term compensates the positive temperature coefficient of the latter. If V T = k T / q is used to obtain a PTAT voltage we have to multiply V T by approximately 25 to compensate for the temperature dependence of the diode voltage. If this condition is satisfied, the generated bandgap voltage becomes approximately 1.2 V. Using a supply voltage ( V DD ) as low as 1 V, obviously 1.2 V cannot be produced; instead, we can generate a fraction of 1.2 V with similar temperature features. Since the bandgap voltage is given by ,
we achieve a fraction of the traditional bandgap voltage by scaling both terms of Eqn. (1), using currents terms proportional to V BE and to V T , respectively. These currents are suitably added and transformed into a voltage with a resistor. The temperature dependence of the resistors used is compensated by fabricating them always with the same kind of material. Fig. 1 shows the schematic diagram of the proposed circuit, which implements the described operation. Figure 1 . Schematic of the proposed bandgap circuit
Two diode connected bipolar transistors drain the same current given the used emitter area ratio, N , ∆ V BE is equal to V T ln( N ). Therefore, the current in R 0 is PTAT . The operational amplifier forces the two voltages V A and V B to be equal, thus producing a current in the equal resistors R 1 and R 2 proportional to V BE . As a result the current in M 1 , M 2 and M 3 ( I 1 = I 2 = I 3 ) is given by .
The output voltage is then given by .
The temperature coefficient of resistors is cancelled if resistors are made with the same resistive layer. The compensation of the temperature coefficients of V T and V BE is ensured by a proper choice of N and of the R 0 / R 1 ratio. By inspection of the circuit we observe that the minimum supply voltage is determined by the V BE plus a saturation voltage of a p-channel transistor. Therefore, 1 V can be enough to operate the circuit. However, the supply voltage used must ensure proper operation of the operational amplifier and, indeed, this is the true limit of the circuit. Reference [1] proposes a similar structure but the operational amplifier requires 1.8 V to function properly.
Operational Amplifier Design
The bandgap circuit needs an operational amplifier whose input common mode voltage is around 0.65 V (the V BE ). Moreover, since the output node drives p-channel current sources, its quiescent voltage should be below V DD -V th,p . Assuming V DD = 1 V and V th,p = 0.7 V the output voltage results as low as 0.15 -0.2 V. Moreover, the gain of the operational amplifier must be around 60 dB without any bandwidth constraints. The above design conditions lead to the following considerations:
• The input common mode voltage makes it difficult to accommodate an n-channel input differential stage. Possibly, a level shift of the input voltages by 150 -200 mV is necessary.
• The low output voltage prevents the use of cascode configurations. Therefore, two-stage architectures should be used.
• The required biasing conditions can lead to a significant offset, which can become the key limit to the correct operation of the bandgap circuit. A careful analysis of the above issues shows that we can use a CMOS technology with a 1 V supply only if the thresholds of the n-channel and p-channel devices are 0.5 V or below. However, a BiCMOS technology (or a CMOS with lateral BJT) allows us to design an operational amplifier suitable for 1 V operation even with threshold voltages as high as 0.7 V. Fig. 2 shows the circuit schematic of the proposed two-stage operational amplifier. The circuit does not use an input differential stage but two grounded bipolar transistors.
The bias current in the differential stage of a conventional operational amplifier is controlled with a suitable current source. However, the current source needs at least a saturation voltage to operate properly, thus subtracting at least 0.15 V from the supply voltage budget. The circuit in Fig. 2 spares this component. The combination of the diode connected BJT in the bandgap and the BJT of the input stage constitutes a current mirror. Therefore, the currents in the input stage of the operational amplifier do not need control, being a replica of the current in the bandgap structure. Two diode connected MOS devices receive the signal current and lead to the following differential gain ,
where the suffix BJT refers to the input BJT and the suffix MOS refers to the diode loads M 3 and M 4 . Assuming ( V GS -V Th,n ) = 4 V T and using I BJT = 4 I MOS we obtain a gain of 16. Since the input gain stage is fully symmetrical its systematic offset is zero. Moreover, a possible offset from the second stage is divided by 16. The second stage is a push-pull circuit. Since the quiescent value of the output voltage is one V GS,p below V DD , the V DS voltages of M 7 and M 8 match and the systematic offset of the second stage is zero as well. The bias current used is kept at a very low level, since we want to maximize the gain and bandwidth is not important. However, since the bias current of the circuit has a PTAT feature power consumption will increase proportionally to the absolute temperature. This variation is irrelevant even when using the circuit in the range from -20 ˚C to 120 ˚C. The operational amplifier was designed using a 0.8 µ m BiCMOS technology. Its simulated features are summarized in Tab. 1.
Start-Up Circuit
The proposed bandgap reference needs a more effective start up circuit than those usually adopted. In a bandgap architecture the nonlinear I -V relationships of a diode and an N times larger diode with a resistance R 0 in series have two crossing points. Moreover, the use of resis- 
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tances in parallel to the diodes (R 1 or R 2 ) makes the two I-V relationships more linear, with less delineated crossing points. Therefore, we ensure a more solid start-up with the circuit shown in Fig. 3 .
If the current in Q 1 is zero the current in Q S1 is zero as well and the p-channel current sources are off. The gate of M S1 is pulled down to ground, thus injecting a significant current into Q 1 . At the end of the start-up phase, when the circuit reaches the normal operating conditions, the current in M S3 and the value of R S used bring the gate of M S1 close to V DD , thus turning off the start-up circuit. Observe that a weak start-up current in the operational amplifier can be a source of a significant systematic offset, which could lead the bandgap to a meta-stable operating point. Fortunately, this is not the case in the circuit used, because we control the operational amplifier with the same reference current used in the bandgap. Consequently, we achieve an exact tracking of currents in the input differential stage and in the current sources, nulling the systematic offset even during the start-up phase.
Curvature Compensation
The simple bandgap circuit in Fig. 1 compensates the temperature dependences of the output voltage at the first order only. In fact, the V BE voltage in a BJT does not change linearly with the temperature but, according to an empirical relationship proposed in [2] , it is given by , (5) where η depends on the bipolar structure and is around 4, while α is equal to 1 if the current in the BJT is PTAT and to 0 if the current is temperature independent. The simple bandgap architecture shown in Fig. 1 only corrects the first term in Eqn. (5), thus leading to a second order temperature dependence.
Various approaches to compensate the non-linear term have been proposed. The solution proposed in [3] can be simply implemented in our circuit. The basic idea is to correct the non-linear term by subtracting the V BE obtained from a junction with the constant current and the V BE obtained from a junction with a PTAT current. By inspection of the circuit in Fig. 1 we observe that the current in Q 1 is PTAT, while the current in M 2 is temperature independent. Therefore, if we mirror the current flowing in M 1 and we inject it into an diode connected bipolar transistor, we generate the V BE with constant current. The complete bandgap circuit is shown in Fig. 4 . Resistors R 4 and R 5 (nominally equal) drain an additional current from M 1 and M 2 , proportional to the above mentioned V BE difference. A suitable value for R 4 and R 5 leads to the desired curvature correction.
The proposed solution, with only an additional branch and two resistors, is more effective than the solution presented in [3] and much less complex than other architectures [4, 5] , based on operational amplifiers or switched capacitor structures.
Experimental Results
The proposed circuit was integrated using a 0.8 µm BiCMOS technology. In order to properly trim the coefficients of the linear and logarithmic compensation, resistors R 0 , R 4 and R 5 were designed using the resistive network shown in Fig. 5 .
In this circuit, a fixed term R i is connected in series with an array of resistors whose value is a multiple of a Figure 3 . Schematic of the start-up circuit Figure 4 . Schematic of the proposed bandgap circuit with curvature compensation given value R C . The 8 terminals of the network are connected to external pins. With suitable external connections it is, therefore, possible to increase the value of R i by 30% with steps of 1%. Since we use the same material for the fixed resistor and the programmable array, the resulting temperature coefficient is unchanged. With this resistive network we can experimentally determine the optimum value of R 0 / R 1 and R 1 / R 5 . Fig. 6 shows the micrograph of the chip containing two versions of the proposed bandgap circuit, with and without curvature compensation. Obviously, the curvature compensated version has the 24 additional pins required for resistor trimming. The total chip area including pads is 3 mm 2 . Fig. 7 shows the measured output voltage of the proposed bandgap circuit as a function of temperature with and without curvature compensation. We observe that a variation of 800 µV in the temperature range from 0 ˚C to 80 ˚C is reduced by the curvature compensation to approximately 300 µV. The generated bandgap voltage as a function of the used power supply voltage is shown in Fig. 8 . The circuit operates properly with supply voltages higher than 0.95 V and achieves a voltage coefficient as low as 114 µV/V. The total current consumption of the circuit is 92 µA. 
